7400 FPGA diary 2 - Transistor Level Simulation of my FPGA in VHDL
includes tricks to coerce VHDL to behave like Verilog's tranif1
Fig 1: Schematics of the simulated crosspoint switch with individual enable signals for each inout port.
[Read More]